

8 architecture requirements such that each memory slice has a
9 number of registers provided by said system architecture and is
10 arranged to supply respective bits of data, via a system bus of
11 said register width requirement;

12 determining the depth of each of said memory slices based
13 on the respective number of registers provided by said system
14 architecture; and

15 establishing a default location that is initialized to zero
16 ("0") in all subsequent memory slices which serves as a padding
17 value when a memory location of a respective memory slice
18 exceeding a register width of said memory slice is accessed, via
19 said system bus.

20 **22.** The method as claimed in claim 21, wherein said memory
21 is arranged to store context information needed for one or more
22 Micro-Engines (MEs) in a host-fabric adapter to process host data
23 transfer requests for data transfers.

24 **23.** The method as claimed in claim 22, wherein, when a
25 register width requirement is 32 bits, and a system architecture
26 requires 15 registers of 8 bits, 8 registers of 12 bits, and 17
27 registers of 32 bits for a total of 40 registers, said memory
28 having a bandwidth optimized, vertically sliced memory
29 architecture is partitioned into three memory slices, including